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ABSTRACT 
The osc111osco~e 1s undoubtedly one of the most important tools in 
any electronics shop . Presently there are many relatively inexpensive 
oscilloscopes available, but tr~gered sweep capability is still reserved 
for those oscilloscopes costing more than ?OO - 500 dollars . The goal of 
this project was to develop a respectably performing triggered sweep sys-
tem at a low enough cost to allow i nclusion of this valuable feature 1n 
any oscilloscope . 
Two of the most important specifications of an oscilloscope are the 
bandwidth of the vertical amplifier, and the maximum sweep frequency. 
The broad class of " inexpensive oscilloscope" would include those with a 
maximum vertical response of 500 KHz to 5 ~1Hz , and a maximum sweep rate 
of 50 KHz to 500 KHz . Most of these oscilloscopes would not have trig-
gered sweep capability. For about double the cost, the next step upward 
would be a semi- professional triggered - sweep oscilloscope having a typi-
cal vertical response of 1511Hz and a sweep to roughly 2 MHz (500 nsee). 
Using these classifications as guidelines, a "respectably perfonning" 
triggered sweep for inexpensive oscil loscopes may be loosely defined as 
one having a 500 KHz (2 usee) sweep , triggerab1e to at least 5 ~!Hz. De-
pending on actual cost and application , greater or lesser performance 
could be considered entjrely acceptable . 
A number of design variations are possible , all of which appear to 
be a fraction of the cost and complexity of previous designs having com-
parable specifications . Making this possible are lnteerated circuits in 
1 
2 
general, and a modern linear Ie "timer" in particular . This report first 
describes this timer, then uses it as the main element 1n the generation 
of a linear ramp. Several trigger and gating circuits are then described. 
Finally, several of these subclrcults are combined to form three (out of 
many possible) complete triggered sweep generator systems. As an example 
of the results, the most expensive circuit costs about 15 dollars in 
single quantity, yet offers 10 volt per 200 nsec sweep rates, trigger 
capability from OC to above 15 MHz, trigger level and phase control, and 
blanking pulse output. 
• 
THE 555 IC TIMER 
At the heart of these triggered- sweep designs 1s a low cost "linear" 
IC , the 555 T1mer. l llesi8ned by Interdesign Inc., and made popular 
through distribution by Signetics Corp., the little eight-pin "half- DIP" 
plastic version costs less than 75 cents in quantities of 100. 
Fip,ure I shows the functional diagram , in the common one- shot (rnono-
stable) configuration. This is basically the configuration which will be 
used lRter in the sweep generator design . A negative- going pulse on pin 
2 sets the fli p- flop which d~lves the output of the power inverter high. 
At the same time, the transistor across tho timing capacitor 1s turned 
off and the capacitor 1s allowed to charse at a rate determined by the Re . 
When the capacitor reaches two-thirds of the supply voltage , the compara-
tor changes state and resets the flip- flop , driving the output low . 'rhe 
transistor across pin 7 quickly discharges the capacitor and the f l ip-
flop is readied for another input trigger pulse . A key feature is the 
fact that the bistable fli~- flop makes the device insensitive to incoming 
trigger pulses during the charge time of the capacitor . 
In various configurations , the circuit can be used as a precision 
timer , free - runnine or one- shot pulse generator , sequential timer , pulse 
width or pulse ~osltlon modulator , missing pulse detector , frequency 
divider , etc. The specifications of this versatile little device include 
typical teMperature coefficicnts or about 40 ppm/OC , initial RC timine 
accuracies of 1%, and a conpc~rator input 1m~edance h~~h enough to allow 
res1_£>tors of several meghoms to be used for Ion,,; t imir'l8 intervals . The 
3 
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FlilUre 1. Block Diagram of 555 Integrated Circuit Timer, with External 
Components Connected for Monostable Operation 
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two transistors 1n the inverting output stage can source or sink up to 
200 rna , with maximum rise and fall times of 50 nsec at 50 rna . The inter-
nal voltage divider consists of three 5K ohm resistors in series, giving 
nominal trigf,er levels of 1/3 V and 2/3 V for pins 2 and 6 respec-
cc cc 
tlvely. Since the internal voltage divider makes the comparator trip ~olnt 
and the capacitor charge rate vary in the same manner for supply varia-
tions, the sensitivity to supply variations is only O.OI%/volt. These 
specifications are good for single-ended supplies from 5 volts to 15 volts. 
Current drain Is around 3 rna with 5 volt supply, and 10 ma at 15 volts. 
Tlming can be adjusted over a wide range. Changing the capacitor 
allows more than an eight-decade range, while changing R alone allows a 
four-decade range. An external control voltage to pin 5 will allow a ):1 
variation, and is often used for "modulation" of the device. The time in 
high state is eiven by the equation: T = 1.IRe, for the circuit shown. 
In some applications, one , may wish to control discr4rge rate of the capa-
citor as well as charge rate , by tying the capacitor to pin 6 and adding 
another resistor between 6 and 7. 
It 1s important to note however , that the device is ready to respond 
to trigger pulses the moment that the pin 6 trip point (2/3 Vee) is reached, 
and therefore can be triggered back into the high state long before the 
timing capacitor is fully discharged . In fact , the author has found that 
the device can be triggered several times during discharge even with pin 
6 fall-times of less than 100 nsec. 
There are 'several characteristics that will be of particular 
interest during the development of the triggered- sweep circuits to follow . 
The input trigger threshold is within 30% of 1/3 Vcc (because of tolerance 
of the internal voltage divider reSistors). With a pulse reaching to 
6 
o 0 .1 V or lower , the device will trigger on a 25 nsec pulse at 25 C, or 
cc 
50 nsec at OoC . Although the data sheet states typical output rise and 
fall times of 100 nsec , tests show that they are more on the order of 40 
nsec for moderate and small output currents (below 20-30 rna). Propaga-
ticn delay is generally 100 nsec . At normal loads and temperatures , the 
output Hill switch from .2 volts above ground , to 1.4 vol ts below the 
supply voltage, V . Conversation with company engineers confirm that 
cc 
the transistor switch across the timing capacitor can safely discharge the 
larsest capacitors without series resistance or other protection . The 
device was found to be somewhat noisy on sine wave triggering in the audio 
and sub-audio range , as might be expected . The effect is 111 the general 
order of magnitude as that observed with normal TTL logic , which tends 
to oscillate when the input voltage remains in the threshold region 
(approximately 200 mv wide) for more than about 15 nsec . However , on 
the hieh end , experimentation with the devj.ce indicated that it could be 
made to trigger reliably to at least 20 MHz . 
This "etailed introduction to the 555 Timer is necessary so that 
the design considerations and overall simplicity of resulting circuits 
could be appreciated . The next section covers design of the ramp genera-
tor stage by itself. Since this ramp stage leaves very little room for 
:improvement , the remaining sections then deal with several different 
trigger designs , trigger pulse gating and differentiation , and the com-
pIe ted designs . 
• 
OBTAINING A LINEAR SWEEP FROM THE 555 
Literature on the device dwells on the viewpoint that the pulse 
output from pin 3 is "the" output, and pins 6 and 7 exist with R and C 
mainly to set the timing interval. Since the charge-up of the capacitor 
is itself' a non-linear ramp, and 1s capable of more than a 108 range of 
sweep ttmes, it naturally becomes the new point of interest for this par-
ticular appl i cation. All that needs to be done is to provide a constant 
charging current to the capacitor, then pick off the resul tant linear 
waveform with a h1jJ;h-impedance buffer (see Figure 2). 
The sweep rate becomes a simple function of the output of the FET 
current source, the timing capacitor, and the trip point of pin 6. In 
terms of slew-rate , this can be expressed aSI 
dv - Ie 
dt C (1) 
For a 15 volt supply, the capacitor changes from 0 to 10 volts . 
For minimum and maximum sweep times of 200 nsec and 10 seconds respec-
tively, and using reallstlc values of t1m1.ne' capacitance , the maximum and 
m1nimUl'll current requirements are I 
10 max - 10C 
T 
10C 
T 
-
10(60xI0-12 l 
200xlO- 9 
10(lxlO- 6) 
10 
-
3MA (2) 
= 1 uA 
These values are easily within range of modern FET3 selling for less than 
a dollar in single unit quantities . 
A FET can be a very effective current source if operated with a 
7 
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Figure 2. Linear Ramp Generator , using 555 IC and FET Constant- Current Source 
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(X) 
drain to source voltage (vd ) greater than pinch-off (v ) . and a drain s p 
current below saturation (Id ) . A good ,'ET will have an effective 1m-ss 
9 
pendance of 1/2 mce;hom or greater . The current versus source resistance 
relationship, and the resultant effective output resistance. are given 
by the following oquations,2 . 3 
v = R I 
- v (l-..fi-/ Idss ) gs s 0 P 
I = I (1 - Id R)2 / (v )2 
0 dss 55 S P 
(4) 
r = 1 + Rs (gos + gfs) 1 + Rs(gf.l 0 ~ 
gos gos 
Where: gos = output conductance D Yos output admittance 
e
rs 
a transconductance = Yfs forward transfer admittance 
gos and Srs decrease with decreasing 10 
It is important to note that the two FETs in this single- supply cir-
cult will have only 5 volts drain to source as the capacitor is charged 
to 10 volts. For this reason it is important to choose FETs with pinch-
off voltages less than this figure , so operation remains within the con-
stant-current "pentode" region . The further that the drain current 1s 
below the device 's saturation current (Idss ) the better the regulation 
therefore a reasonably high Id 1s deslreable . A low output conductance 
ss 
and a high transconductance contribute to better performance as well . Un-
fortunately a high Idss is invariably accompanied by a high vp ' which can 
make device selection somewhat difficult in this particular case , where to 
stay within circuit tolerances, we need a V of 4 . 5 volts or less. p 
Inexpensive JFETs can be found which meet requirements very well. 
First tests were performed with rP-ndomly selected 2NJ8l9s and 2NS4B5s . 
and oscilloscope displays of the sweep waveforms appeared excellent . 
10 
However , actual calculations show that the somewhat tighter speclflca-
tions and higher Idss of FETs in the 2N5486 class made for noticably 
better linearity and calibration . Althou~h the maximum Vp of 6 volts 
could necessitate device selection , the vast majority of 2N5486s appear 
to have less than 5 volts V . Although not checked in depth , it appears 
" 
that narrowly s~eclfled , high-current switching FETs may be ideal for 
this application as well. 
There is nothi'ng particularly wrone with allowing the output CUT-
rent to reach Idss ' However , as a rule of thumb , most FETs seem to pro-
vide the nost unl[onn control of output current with values of R which 
s 
provide output currents less than about one-third Idss ' Slew- rate re-
quirements will be met with I on the order of J- 4ma , therefore a FET with 
o 
a minimum Id of about 8 rna or ~ore is to be desired . Since ) - 4ma is the 
ss 
maximum current required, larger values of Jdss nerely allow the Rs mini-
mum to be greater , which in turn could contribute to a smoother control 
and possibly to a slightly "tighter" current source. 
Fi8ure 3 shows a plot of output current versus source resistance 
for the two extremes of spec1flcations for the 2N5486 , using equation (4). 
In one case , a pinch-off voltage of 6 volts was used along with an Idss of 
20Ma . In the other extreme, 2 volts and 8 rna were used. For any given 
setting of R , 1t 1s seen that the output current could lie anywhere wlth-
s 
in a ) .1 range. In fact , it is obvious that the predictability of 10 for 
a given R 1s directly related to the tolerance of Id for currents great-
s = 
er than about one- third to one- half Id ' and to the tolerance of V for 
ss p 
smaller currents . This tolerance may seem unacceptably larue , until one 
recalls that even the most expensive laboratory oscilloscopes are callbra-
ted at only one end of each sweep range setting , and have no calibration 
10- 2 
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12 
elsewhere . A small trimmer can set the maximum current very accurately, 
so that the sweep rate is predictable within the accuracy desired, at 
the minimum setting of the main R potentiometer. Then the only require-
s 
ment on the value of the main potentiometer 1s that it be of htgh enough 
resistance to cover the desired range. 
If good calibration is desired throughout the range of R • the 
s 
tolerances could be narrowed greatly by erad1ng the PET within narrower 
specifications. The test for Vp and Idss 1s extremely simple, so grading 
could be done economically even for relatively large lots. The normal 
distribution of parameter values are such that the vast majority of devices 
fall within desireable limits. Out of tolerance devices could then be 
used in other parts of the circuit . 
Most manufacturer's FET data sheets do not provide enough data for 
a complete plot of output impedance versus source resistor setting. How-
ever, minimum and maximum values of Yf and y are usually specified s os 
for Vgs ~ 0 (Rs ~ 0). Using equation (5) these parameters lead to a 
worst-case ro of 13. 5K for the 2N5486 at zero Rs ' At the same resistance. 
the best-case conditions yield an impedance of 33K. 
The ramp ' s linearity is a direct function of the stiffness of the 
current source . If we defined non- linearity as the change in current 
during the 10 volt ramp versus the nominal current for that ramp. this 
worst- case condition would gives 
In = 8 ma 
AI = AV/r = 10/13.500 = 0.74 rna 
o 
NL = AI/In = 0.74/8 = .093 = 9 . 3% 
The non- linearity for the best case comes to about 3.8%. 
(6) 
(7 ) 
One 
might expect that the non- linearity would decrease as Rs 1s increased , 
13 
because of the feedback action across R . However , some rough estimates 
s 
for the 2N5486 indicate that the non- linearity actually may increase 
gradually to double the above values at 10 microamps output current . 
For the better oscilloscopes , non-linearity below 5% would probably 
be desjreable. The calculations for the 2N5486 are still interesting 
however , as they show what 1s obtainable with a typical , modern and popu-
lar device. 
Still better devices are available . Typical switching FETs have 
2 to 5 times the transconductance, very low output conductance , and higher 
Idss - - all of which are very desireable for constant- current applica-
tions. On the negative side is the fact that specifications for a 
particular switching FBT generally cover a wide range, and would probably 
necessitate grading. Since the current source is ne'ver turned off, there 
is no Miller-effect multiplication of drain capacitance, and sjnce the 
drain is also shunted by external timing capacitance , frequency and capac i -
tance effects are not significant concerns. For example , probably very 
little would be lost by selecting a FET which has very high transconduc-
tance , even at the expense of input and output capacitances. A brief look 
at National Semiconductor switching FETS indicates that the KE4-J92 and 
2N5486 may be contenders for this application. 
FETs 1n the class of the Siliconix E2J2 give excellent performance. 
The pinch- off voltaee for the E232 lies in the narrow range of 4 and 6 
volts, and the saturation current is within 5 to 10 rna , improving cali-
bration tolerances proportionately. The minimum and maximum transconduc-
tance is 2500 and 4000 umho respectively . The characteristic which contri-
butes most to the ramp linearity is the device ' s low output conductance , 
gos ' of only 6 umhos maximum. The device sells for less than a dollar 
14 
in single quantities, or about 70 cents in lots of 100. Undoubtedly a 
more exhaustive search would yield many other such devices. 
Applying equation (5), the E232 ' s worst output impedance at zero 
bias 1s 167 kl1ohms. This corresponds to a wors~case nonlinearity of 
only 1.5%, a quite acceptable figure. 
The source- follower stage 1s q u1 te straight-forward. The gain I as 
expected, 1s very close to one. The input resistance should be on the 
order of 1012 ohms, and therefore is not felt by the timing network. 
Input capacitance has nee;ligible effect on the timing network, as e;iven 
by the follOWing equation.7 
Ci = Cgd + Cg/(l + gfsl1,) (8) 
= 2pf + 2pfl l+(3000umhos)(10K) '" 2pf (typically) 
And the output resistance is given by . 
Ro = Rr/(l + gfsRL) (9) 
= 10KIl + (3000umhos)(10K) = 320 ohms (typically) 
Although the lowest possible output resistance 1s desireable for 
driving following amplifiers, it was found that a source resistance of at 
least 10K was necessary for best linearity of the output. Even though 
the calculated output resistance is quite low, a capacively coupled load 
of less than 10K again effected linearity. Therefore if low impedance 
loads aTe anticipated, another staee, such as a bipolar emitter-follower, 
might be desired. 
There are several reasons for the insistance on a single, 15 volt 
supply in this initial design, when actually the 555 is capable of opera-
tion from 5V to l5V. The lower cost of a single supply is obviously one 
advantage. Another factor is that the large, 10 volt ramp may siJ'lplify 
the design of following high slew- rate deflection amplifiers. Still 
15 
another advantage becomes evident when taking a look at the action of 
pIn 3. The hieh-current output pulse from pin 3 eoes positive and nega-
tive in essentially exact coincidence with the start and the end (10 volt 
break-point) of the sweep. I~ does so with rapid, 50 nsec rise and fall 
times, and an excursion of about 13 volts p-p. As such, it makes an 
ideal unblankjng nulse for the oscilloscope. With a 15 volt supply, this 
will often be of enough voltaee so that no further amplification is 
necessary. 
It is just as important to recognize that there are some advantages 
to a split supply. With 10 volts supplied to the 555. the requirements 
for a low FET pinch off voltaee is greatly reduced. With 5 volts supplied 
to the 555. we can cease worrying about vp' and the inputs and outputs of 
the timer are directly TTL compatable as well. 
Initial tests were conducted with 2N3819s, having somewhat poorer 
specifications than either of the other two types. No visible non-
linearity was observed with R values from less than 800 ohms to over a 
s 
megohm, with sweeps from several seconds to 200 nsees. Using a pulse 
generator with a 50 ohm output. the 555 triggered nicely with negative-
goine; pulses as narrow as 25 nsec, at rates as high as 20 mc. This basic 
ramp generator exceeded the best expectations. 
Three facts keep this circuit from asstuning the entire triggered 
sweep function. First. the trigger must be a short pulse. If pin 2 
stayed low longer than the duration of the sweep, it would over-ride pin 
6 f allowing the capacitor to charge all the way to Vcc and stay there. 
Second, since pin 2 will not respond to slow waveforms without noise and 
extraneous triggering, we need to shape the waveform with a Schmitt tr1cr-
ger. Third. and probably the most demanding. is the fact that any input 
16 
trigger which occurs during the fall time of the dischazei!l(l capacitor 
will cause premature release of the switch , and thereby raise pins 6 and 
J aaain, before they have time to fully reach the low state , The solution 
to these problems 1s the purpose of the trigger cireui ts deser1 bed next . 
• 
THE TRIGGER 
First efforts were directed towards tr:!gger circuits operating at 
15 volts, to retain the advantages of the high output and single supply . 
It was discovered that a truly low cost , high speed Schmitt trigger was 
more difficult to obtain than the ramp circuit itself . Discrete circuits 
having good performance from DC to at least 5mc were generally more com-
plex and costly than desired . On the other hand, 15 volt integrated 
circuits generally had difficulty meeting frequency requirements. Four 
of the most promising 15 volt circuits are presented here . Conventional 
TIL triggers are available commercially and are well known t so in- depth 
analysis of such devices 1s considered unnecessary . 
Figure 4 shows a Schmitt circuit suggested by Motorola4 for their 
15 volt MHTL IC logic , using active pullup inverters such as the Mc680 
quad inverter or Hc672 quad 2- input NAND gate . As can be seen , rellenera-
tive feedback through R2 allows a relatively slow input waveform to cause 
a sharp switch from one stable state to the other. Turn-on and turn- off 
voltages , as well as hystersis t are functions of Rl and ~. For the 
values shown, the output goes high at a 7 . 2 volt input , and goes low at 
6.5 volts. MHTL 10/lic is usually capable of ;-4 MHZ . On one test , this 
particular circuit failed quite abruptly around 2 MHZ . However, trig-
gering was very clean between . 01 HZ and the 2 MHZ limit, indicat1ne that 
it could be an effective trigger for lotr frequency oscilloscopes . 
Considerable effort was expended in an attempt to use the 555 as a 
Schmitt , since the a- pin design would allow one 16-pin socket to be used 
17 
18 
for both tr1eger and ramp generator , and there could be a slight cost 
advantage as well . Figure 5 shows a conventional approach , allowing 
triggering of the device by either positive or negative going waveforms , 
depending on the bias level se~ by the 20K potentiometer. (For this 
application a negative- going output 1s desired, necessitating a positive-
going input waveform.) The positive feedback to pin 5 helps obtain a 
Sh4rp switching action. The feedback capacitor must be less than that at 
which overshoot starts showing up at pin 5. Overshoot causes small 
It steps It in the exact trigger level, at low (threshold) levels of signal 
input. Clean output pulses were obtained with very slowly varying wave-
forms. However, the trigger points tended to shift with trigger ampll-
tude and frequency, and results were inconsistant above 200KC in the case 
of negative-going input signals, or above 40KC for positive- go ins inputs . 
While experimenting with the device , it was noticed that the device 
would trigger at 1/3 V , and again whenever pin 2 was driven below zero 
cc 
volts. This caused a doubling of the input frequency, (two output pulses 
for each input cycle), which of course was not wanted. However, further 
investigation showed that these trigger points were better behaved than 
the norma) points, as far as the Schmitt trigger application was concerned. 
At low frequencies , the pin 3 output would switch cleanly from high to low 
state as a negative-going input waveform passed through approximately 
- 0.3 volts. This trigger point has approximately 100 millivolts of hyster-
isis . Putting this feature to work resulted in the simple circuit shown 
in Figure 6 . The minus .3 volt trieser level is ideal for a simple AC 
cou~led trigger , but can be used with DC coupling if a level-shifting 
scheme is applied . The shunt diodes ensure that pin 2 is not over-driven . 
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Excess reverse bias of the input could cause internal damage t while 
excess drive in the posi tlve direction will reach the "normal" trigger 
point, resulting in double-triggering . By biasing pin 5 high , this 
unwanted h1t;h trigBer point is raised even higher. Then the desired 
trigger level can be adjusted over a range of about 15 to 1 by adjust-
ing the DC bias over a range of 0.3 to 5 . 6 volts, as shown by the figure. 
It is important that pin 6 be connected to a clean source -- if the sup-
ply line 1s noisy , decoupling with small values of Rand C 1s sufficient. 
The circuit triggers cleanly on slow wavefonns , as long as the input 1s 
DC biased to about plus 0.3 volts or more. Tes ts indicate that a well-
designed , low impedance driver could result in reliable triggering to 
15-20 me or more . The device responds to the higher frequencies by fre-
quency dividing the input , but this is not a handicap in this application . 
A tunnel-diode level detectorS can make a very effective hiBh-
speed trigger. However, this method was not investigated in depth, since 
the cost of a tunnel diode promised to exceed most of the other components 
put tOllether. 
TTL compatable circuits (using a 5 volt supply) allow use of 
common inexpensive logic elements. In addition , 5 volt TTL is inherently 
faster, with tOBgle rates exceeding 15 MHZ. Circuits identical to the 
MHTL trigger can be constructed by merely substituting other active pull-
up gates such as the 7404 or 7400, and lowering the values of resistance 
propcrtionately . Some of the low- to- hie;h interface gates might be worthy 
of investigation as well, as they may allow 15 volt operation at higher 
frequencies than the MHTL. 
At TTL levels, a little extra money can buy ready-made Schmitt 
devices such as the 7413 dual NAND Schmitt trigger or the 74121 mono-
18K 
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Figure 4. MHTL NAND Gates in a Schmitt Trigger Configuration 
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stable multivibrator. The 7413 is specifically designed to give clean, 
stahle output signals from the very slowest of input ramps, yet 1s re-
tains essentially the same maximum speeds as the rest of the TTL series . 
, 
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TRIGGER PULSE- FORMING AND GATING 
The 555 ramp generator must be driven by a very narrow negative-
going pulse, and this pulse must be gated in a way which w111 prevent any 
possibility of trigeering during discharge of the timing capacitor l.e ., 
the "fly- back" time of the oscilloscope sweep. Except in the case of a 
rnonostable trigger, the narrow pulse 1s most easily obtained by a simple 
HC d1fferentiator. The gating can be done by using any of three methods 
changing the state of bistable multlvlbrator. use of logic gates, or diode 
gating . 
The 555 data sheet indicates that it will trigger rel1sbily with a 
pulse of 75 nsec as long as the pulse reaches well through the one third 
Vcc threshold (0.2 Vcc or belOW). The maximum amplitude of the pulse is 
:reached when an He dlfferentlator time constant 1s large with respect to 
the rise time (T ) of the input signal. On the other hand , a small RC 
r 
time constant with respect to rise time 1s desired for a narrow pulse . 
Therefore , what 1s needed is the smallest possible RC to Tr ratio which 
still provides 80- 90% of the input amplitude. This amplitude requirement 
is safely met when HC ~ )T . Anything larger will tend to broaden the 
r 
pulse so that it does not have. time to reach full amplitude for very high 
input frequencies . At 15 volt levels, typical rise times of 40 nsec imply 
an RC time constant of 120 nsec . A fairly low value of R 1s desired , so 
that frequency effects of the following stage is part1s11y shunted. The 
trigger input resistance of the 555 is approximately 7000 ohms and effect-
ively parallels the external H. With this in mind , a resistance of )900 
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ohms and a capacitance of 47 pf meets requirements very well . The pulse 
width at the 50% amplitude points will be approximately 2 Tr ' or 80 nsec . 
For the faster rise- time of TTL logic , the amplitude requir ements 
could be reached with smaller values of Re . However , the out~ut pulse 
width would decrease accordingly , possibly to less than the 75 nsec 
requirement. Therefore , the 3900 ohm , 47 pf combination appears to be a 
good choice for driving the 555 , r egardless of the type of logic used 
6 for the Schmitt trigger. 
A bistable gating circuit can be built easily using two NAND gates . 
As shown in Figure 7 , R3 helps ensure that output Q is initially high. 
As the input recteves a negative- going signal from the Schmitt trigger , 
the flip- flop changes state, forcing Q low . The input can then no longer 
respond to commands until a negative-going waveform at the upper terminal 
resets the flip-flop . The circuit applies itself to 15 volt as well as 
5 volt logic . Rl and R2 are probably not absolutely necessary , but they 
shunt the non- linear input impedance of the gates and thereby make the 
operation of the differentiator net>lork more predictable . TTL has roughly 
2- 5 kilohms input impedance and MHTL roughly 7- 15 kilohms input impedance . 
For TTL, the 47 pf and 3900 ohms found earlier, should suffice . Since 
~lHTL requires an input pulse of about 120 nsec for safe trIggering , its 
somewhat higher input impedance again tends to make the combination a 
satisfactory choice . 
The bistable circuit is a conventional, safe approach to ensuring 
no false triggering . However , if the circuit gets into the wrong i nitial 
state , the circuit may never respond to the input . For these reasons , 
special "arming " circuits are often included . 
Routine NAND gating avoids such problems . The one NAND gate shown 
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1n Figure 8 simply blocks incoming trigGer pulses until a command allows 
tho pulse to pass . In this case , the jnput resistor must not only be 
• 
the proper value for differentiation , but also be low enough to ensure 
that the gate sees the input as being normally low. MHTL has a thresh-
hold of 7.5 volts and an internal bias resistance of 15K, so any R less 
than 6 kilohms would be suitable. TIL has a threshold of only .8 volt , 
with a maximum bias current at that level of 1 . 6 rna. This indicates that 
a resistance of less than 500 would be necessary to ensure a logic 1 out-
put. This is still well within the load capabilities of TIL. An RC 
differentiator of 390 ohms and 470 pf appears to be a logical choice in 
the case of TTL. 
The simplest circuit of all uses one diode and one resistor . As 
long as the gate input signal 1s high , the diode is forward biased and 
the driver 15 unable to pull the output low . When the gate input 1s low , 
the diode 1s cut off and an input pulse 1s allowed to pass without at-
tenuation . R2 must be high enough so that the gate and trigaer drivers 
are deco\~led and the diode gate can sufficiently clamp the pulse . At 
the same time, Rl must be small enough so that it does not contribute a 
IIp"''''~ Icntal pole in the frequency response. Assuming a 7 . 5 pf load , an 
~ of 220 ohns places the pole at approximately 100 MHZ . 
The tr1gger and gating sub- circuits so far described , suggest com-
binations leading to many different versions of the complete sweep sys-
tem. In the next section some of these circuits will be inter-connected 
to form complete and tested triggered sweep systems . 
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CONPLETE TRIGGERED SWEEP SYSTEMS 
The main body of this report lays the foundation for many versions 
of lnexpe'nsive but respectably performing triggered sweep generators. 
This section describes three of the most interesting variations . 
The first circuit uses a conventional Schmitt trigger, bistable 
multi vibrator approach to process the input waveform (Figure 10). The 
diode-protected input FET provides a high input impedance for internal 
or external oscilloscope triggering signals . Because of the extremely 
high input impedance of this FET source- follower , the 10K series resistor 
has almost no effect on the signal . The differential amplifier provides 
a gain of 15- 20, and allows trigger slope selection and level sett1nes. 
The next two stages , a Schmitt trigger and a flip- flop , are constructed 
from 2-input NAND gates, as described earlier. A 7413 Schmitt tr1gger 
could be substituted for the NAND gates Schmitt , but the arrangement 
shown works extremely well and requires only one very inexpensive Ie 
package . With proper pulse differentiation and level shifting to pin 2 
of the 555 timer , the 555 Generates a linear ramp and blanking pulse , then 
resets the flip-flop when the sweep is completed. A dual supply is needed , 
but allows the use of' high s'])eed logic while retaining high Ie vel sweep 
and blank ins pulse outputs. 
The voltage divider level shifting .cherne at pin 2 of the 555 
deserves a little attention . The trigger point 1s nominally 1/3 Vcc ' but 
can vary by as much as 30%. This means that the lowest bias that can be 
applied is slightly over 1/3 V ,- ( .,0) 1/3 V or about . 5 V On the 
cc cc cc 
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other hand , the input pulse must be great enough to ensure reliabl e t r ig-
~ering for the opposite extreme of trigger point , which occurs at 1/3 
V - ( . 3) 1/3 V , or just over .2 V This means that the pul se 
co cc cc 
magnitude must be a least (.5 - .2) V
cc
' or in this case, 4.5 volts. 
Most TTL ~uarantees only 2 volts . Therefore, it is wisest to include 
a bias ad j ustment potentiometer as shown . This circuit has not been 
tested in its entirety , but tests of individual subsections promise per-
fomance from DC to about 20 MHZ . 
By powering the 555 from the 5 volt supply , the 555 becomes TTL 
compatable and the bias ad j ustment potentiometer is not needed. At the 
same time, the requirement for low FET pinch- off voltage is eliminated . 
The only disadvantage is that the sweep and blanking outputs may require 
additional amplification. 
The second circuit uses only a single- level supply . In this less 
expensive variation , trigger level control is omitted , and trigger slope 
is switch selected from the phase splitter. The zener diode provides 
level shifting . Since the zener is forward biased at all times, it does 
not limit the speed of response. A single MHTL package comprises the 
trigger and gating circuitry. The first t wo gates fom the Schmitt t r ig-
ger. The third gate inverts the pulse output of the 555 ramp generator 
and directs this to the fourth gate , which in turn controls the passage 
of the differentiated trigger pulse . Some oscilloscopes require a positive 
rather than a negative blanking pulse. Besides allowing use of a single 
high- level supply , this circuit has the advantage of providing blanking 
signals of both polarities (from pin 3 and the output of the inverter) . 
These advantages are gained at the cost of frequency capability, since 
the 11HTL will respond only to input wavefoms up to about 2- 4 MHZ . Sub-
stituting 5 volt TTL gates gives response to 20 MHZ . 
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The third circuit uses the 555 for both the trigger and the ramp 
generator. The diode-protected f10S- FET input forms a novel phase split-
ter arrangement which provides both trigger level and trigger phase 
selection with one control. When the control is centered, the two 
oppositely phased signals cancel. Sensitivity then increases as the 
potentiometer 1s adjusted toward either the positively or negatively 
phased ends. The potentiometer can create as much as 2500 ohms of series 
resistance, which contributes to a response pole located above 70 NHZ. 
This pole has relatively small effect of the 10 to 20 MHZ range of the 
trigger, even for short pulses. The two silicon diodes on pin 2 set the 
bias level as well as limit the positive and negative waveform excursions . 
Diode clamping protects the ramp generator from false triggering 
during the fall- time of the capacitor. Ilhile the capacitor is charging, 
the blanking pulse from uin 3 is high. With the 220 ohm series resist-
ance, the low output impedance of the blanking pulse has no trouble in 
forward biasing the diode and llmiting any negative- going pulse on pin 2 . 
However, the driver also has low impedance, and 1s still able to force 
through a small yulse which will appear on the blanking pulse as well as 
pin 2. As long as this pulse does not exceed the trigger threshold or 
exceed the blanking requirements of the particular oscilloscope, it 
creates no problem. This single circuit allows use of a simple high-
level supply, uses only one 16 pin Ie socket, and triggers well from 
approximately 10 HZ to over 1511HZ . 
A comparison of results 1s provided 1n Table 1. Also included are 
the characteristics of two typical triggered sweep systems described 1n 
past magazine arttcle&8,9 It can be seen that these circuits compete 
extraordinarily well. 
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CIRCUIT SIJEEP SIJEEP TRIGGER POWER FOliER UNIT COST ~OARD 1 
RANGE ANPLITUDE RANGE COUNT Ri!:QUIRED ./0 BOARD COST I 
TTL 100SEC lOY DC- 28 5V -15NA 10 . 50 4. 50 
to 200 15 NHz 15-15HA 
NSEC 
tiHTL SANE SAME* DC- 17 15- )ONA 6.00 4. 00 
3t'lHz* 
555 SAliS SANE DC- 15 29 15V-251iA 8 . 00 4.25 
HHz 
FAGAZINE 10Hz - 8v 10Hz - 57 3.6v- 20tiA 35 . 00 5 .00 
ARTIcr;, 
1 100KHz IMHz 
HAGAZINE 10Hz - 7V 1HZ - 33 + 9V- 20HA 15 . 00 4 .00 
ARTICLE 100KHz HIHz - 9V- 2m1A 
2 
- ---
* or J volts and 20f0IHz using TTL 
** Aprroximate cost of single commercially etched and drilled board 
A Conparison of Triggered Sweep Systems 
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SUMMARY 
In the past , triggered sweep systems have traditionally been 
constructed from discrete components, leading to relatively complex and 
costly circuits. More recent designs have attempted to use logic for 
trigger circuits and tntegrating operational amplifiers for ramp genera-
tion. However, many of the triegers have been noisy at very low frequen-
cies or unresponsive at high frequencies. Operational amplifiers are 
capable of very linear ramps, but slew-rate limitations severly limit 
high frequency performance , and it 1s sometimes difficult to trigger the 
amplifier without introducing nolse . The result has been that low priced 
oscilloscopes invariably omit this valuable feature - even though trig-
gered sweep ca.pability Is , for all practical purposes , an outright neces-
sity . 
By using the latest integrated circuits , it is possible to con-
struct triggered sweep systems that compete extroardinarily well with sys-
tems found in professional oscilloscopes. At the same time, the greatly 
reduced parts count leads to very low hardware and construction costs. 
The author uses a modern IC, the 555 Timer , in a simple but origi-
nal ramp generator scheme which allows highly linear ramps ranging in period 
from more than 100 seconds down to less than 200 nsec. At the same time, 
the circuit provides a perfect blanklne pulse output , and fast , nolse-free 
return traces . Not count1.nB range- changing capacitors and PC board , the 6 
individual components in the basic ramp generator cost less than 4 dollars 
in single quantities. 
)) 
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Several good triggerinc and gating cireui ts are described . By using 
various combinations , many differnet complete systems can be constructed . 
Inexpensive and reliable trigger and gating circuits can be constructed 
by using readily available MHTL (h~h level 15 volt logic) or TTL (5 volt 
logic). Depending upon the exact choice of components, system trigger 
capabilities of DC through 2 or 15 MHz can be obtained. 
Three complete systems are described in the last section, each 
chosen to illustrate some of the unl~ue features of the circuits des-
cribed earlier. Cost/performance trade- offs are relatively small , allow-
ing a circuit with all of the most desired features to be built at a cost 
of less than 15 dollars. The somewhat optimistic goal of this paper was 
to develope a circuit costing less than about 15 dollars , yet providing a 
1 usec sweep period and capable of triggering to about 511Hz . As it 
turned out , one of the circuits described can generate 200 nsee ramps , 
at trigger frequencies of 2- 3 !-1Hz (for high level NH'fL design) or over 
15 MHz (for low-level TTL design) , and do so at a cost of about 10 dol-
lars. This is a bout half the cost and several times the perfomance of 
other popular circuits described in the past . 
• 
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